岗位描述(节选)
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Qualifications
Minimal qualification requires BS/MS degree EE or CS with
[ 5-7+ years (T4) ]
of experience in relevant experience.
As a
[Principal Verification Engineer (T4) ]
you will be responsible for scheduling, designing, developing, and supporting UVM-based verification environments……
完整岗位描述与官方投递入口,请登录后在岗位详情页查看。