岗位描述(节选)
【岗位职责】
Responsibilities
1. Participate in the development and verification of core IP modules.
2. Plan verification strategies, develop verification plans based on product features, and decompose test points.
3. Build testbenches using SystemVerilog/UVM, develop test cases, and drive coverage convergence.
4. Complete IP functional, performance, and power verification; support SoC integration verif……
完整岗位描述与官方投递入口,请登录后在岗位详情页查看。